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ABSTRACT 
In this paper, the low power VCO is proposed 
and analyzed. A novel low power voltage controlled 
oscillator (VCO) is proposed to reduce the total 
power consumption of the Half-Digital Phase Locked 
Loop (HDPLL). By Hspice simulation results, the 
power-frequency ratio of low-power VCO can be 
reduced over 30% in comparison to conventional 
VCO. Thus, the novel low power VCO can be used 
in the low power HDPLL. 
1. INTRODUCTION 
Phase-locked loop (PLL) is the component 
broadly used in various fields of integrated circuits. 
Phase-locked loop is generally used in clock recovery 
of communication system and frequency synthesizer 
of wireless communication system [ 1][2]. Recently, 
owing to the broadly use of the mobile electronic 
systems, low power consumption has become the 
main concern in the modern VLSI design. With the 
progress of VLSI technology, phase locked loop is 
necessarily designed in system on a chip [3][4][5]. 
Thus, PLL has wide applications as well as 
operational amplifier does. Power consumption has 
become the main concern in modern VLSI because of 
the popular use of portable electronics. The goal of 
the paper is to design a low power phase-locked loop. 
In the conventional digital phase- locked loop, 
PLL contains Phase Detector [6][7], Charge Pump [8], 
Low Pass Filter, Voltage Controlled Oscillator and 
Frequency Divider. Voltage controlled osci- llator 
usually consumes a large portion of power in PLL, 
thus it is necessary to design a low power 
voltage-controlled oscillator. 
2. DIGITAL PHASE-LOCKED LOOP 
OVERVIEW 
A block diagram of a simple digital 
phase-locked loop is shown in Fig. 1. At first, the 
PFD begins to detect the phase error between the 
reference signal U1 and feedback signal U2. The 
digital signals of PFD output control the VCO 
through the charge pump (CP). The loop-filter (LF) 
can filter the noise and the high-frequency part of 
output signal of the CP and hold in lock. The 
frequency divider (FD) is sometimes placed in the 
feedback loop to make the VCO multiply frequency 
of the reference signal U1. The linear model of this 
HDPLL is shown in Fig. 2. 8 I and 
8 2  are the phase of the reference signal U1 and 
feedback signal U2. The parameter KO is the gain of 
VCO, and N is the divisor of the frequency divider. 
The close-loop transfer function H(s) is 
The variables 
on2 +250ns 
H(s) = 
(1) s 2  +250"S+On2 
a, is the nature frequency, and [ is the damping 
factor. 
3. LOW POWER VCO DESIGN 
3.1 The source of power consumption 
As shown in Fig. 3, the delay cells are contained 
in the general VCO block. When VCO is oscillating 
at high frequency, the dynamic power consumption 
will be large due to the large load capacitance. When 
VCO is oscillating at low frequency, the short -circuit 
power consumption of the delay cells of VCO will be 
large. 
The main power consumption is produced by the 
short circuit current of every delay cell at transition 
time. As shown in Fig. 4, when the input is between 
(VDD-(Vtpl) and Vtn , the MOS transistor PMOS and 
NMOS will be switched on at the same time. The 
short circuit current will flow from VDD to VSS. The 
period of the short circuit current is longer and the 
power consumption is larger. To reduce the power 
consumption, we have to reduce the transition time 
when the input signal is between (VDD-(Vtpl) and 
Vtn or avoid the short circuit current flow form VDD 
to VSS directly. 
3.2 Low power VCO with split-path 
controller 
In Fig. 5, we propose a novel low power VCO to 
reduce the short circuit power consumption. 
shown in Fig. 5, three inverters feedback to oscillate, 
As 
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the Vin controls the speed of charge and discharge to 
adjust the operation frequency. After the node A, 
there is no short circuit current in the output part and 
the output transition time is improved. 
3.3 Out pull-high operation 
In Fig. 6, the initial condition is A=l, F=O and 
out=O. When the voltage of the node A falls from 1 to 
0, the node out rises from 0 to 1, the PMOS transistor 
M1 and M2 are quickly turned on and the node out 
rises from 0 to I .  The voltage of the node “E” will 
quickly discharge from 1 to 0 to turn off the NMOS 
transistor M11. The voltage of the node “D’ will 
discharge from 1 to 0 slowly, because the discharge 
current through the NMOS transistor M6 is limited 
by the NMOS transistor M7 during the out node out 
pull-high operation. Due to this, there is no short 
circuit current in the split-path controller. After the 
voltage of the node F rises from 0 to 1, the PMOS 
transistor M1 turns off and NMOS transistor M4 
turns on in the output stage. Thus, there is no 
short circuit current flowing from VDD to VSS 
directly during output pull-low operation. 
3.4 Output pull-low operation 
In Fig. 7, the initial condition is A=O, F=l,  and 
out=l.when the voltage of the node A rises from 0 to 
1, the node out falls from 1 to 0, the NMOS transistor 
M3 and M4 are quickly turned on and the node out 
falls from 1 to 0. The voltage of the node “D’ will 
quickly charge from 0 to 1 to turn off the PMOS 
transistor M10. The voltage of the node “E” will 
charge from 0 to 1 slowly, because the charge current 
through the PMOS transistor M9 is limited by the 
PMOS transistor M8 during the node out pull-low 
operation. Due to this, there is no short circuit current 
in the split-path controller. After the voltage of the 
node F falls from 1 to 0, the PMOS transistor M1 
turns on and NMOS transistor M4 turns off in the 
output stage. Thus, there is no short circuit current 
flowing from VDD to VSS directly during out 
pull-high operation. 
Therefore, the short circuit power dissipation of 
the low power VCO self and the succeeding driving 
buffer is reduced during the output pull high and pull 
low operation. 
4. CHIP LAYOUT AND SIMULATION 
RESULTS 
The Hspice simulation results are based upon 
UMC O h m  DPDM CMOS process with a 3V 
supply voltage. Table1 shows the simulation 
results of conventional ring VCO and low power 
VCO with succeeding output buffer under various 
control voltage (Vin). Under the same operation 
frequency, the power dissipation of the proposed low 
power VCO is lower than the conventional VCO. 
Table2 show the comparison results of the two VCO. 
The power-frequency ratio of low-power VCO can be 
reduced over 30% in comparison to conventional ring 
VCO. Table3 shows the simulation results of the 
HDPLL under the various operation frequencies. The 
long-term jitter is worst because the single-ended 
architecture is used in the proposed low power VCO. 
The waveform of low power VCO is shown in Fig. 8. 
After the node A, the waveform is adjusted to reduce 
the short circuit current in the output node. The chip 
layout of the HDPLL is shown in Fig. 9. 
5. CONCLUSION 
In this paper, the low power VCO and HDPLL 
have been proposed and analyzed. The chip of 
proposed HDPLL is implemented with O h m  CMOS 
process technology. The layout area of the chip is 
0 . 3 2 ~  0.47mm2. The long-term jitter is worst because 
the single-ended architecture is used in the proposed 
low power VCO. The proposed low power VCO has 
two features: (1) no short circuit current. (2) the low 
power VCO can improve the output transition time to 
reduce the short circuit current of the succeeding 
stage. The power-frequency ratio of low-power VCO 
can be reduced over 30% in comparison to 
conventional ring VCO. 
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Fig. 8 The waveform of A, F and out 
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HDPLL 
Frequency range 
Maximum 
Ower dissi ation 
conventional ring VCO I low power VCO 
Vin(V)I Freauencv I Power I Vin(V) I Freauencv 1 Power 
Low-Power VCO Ring VCO 
6.47@404MHz 5.12@243MHz 
48- 404 60-231 
I I I I 
2.2 227 4.93 1 2.2 1 387 6.12 
2.4 I 229 I 5.01 I 2.4 I 392 I 6.26 
Minimum 
ewer dissi ation 
Power-frequenc y 
ratio (mWi100MHz) 
1.23@48MHz 1.45@60MHz 
2.15 1'47 
,
VCO output Power 
(MHz) (mW) 
Locked Cycle Long-term 
time (us) jitter (ps) jitter (ps) 
frequency consumption 
Table 3. The simulation results of HDPLL 
Table 2. The comparison results of the two VCO 
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